Proof of Concept

BlueField-2 / ConnectX-6 Dx

Linux mlx5 → Automotive Zephyr RTOS

Converting NVIDIA's data-center networking technology into an ISO 26262-compliant embedded Ethernet driver

Vendor 0x15B3 Device 0x101D Zephyr RTOS MISRA C:2023 ISO 26262 Clean-Room

Swipe or use arrows to navigate →

What Is BlueField-2?

🔌 ConnectX-6 Dx NIC

NVIDIA's high-performance network controller (mlx5 family). In Linux, it's driven by the mlx5_core loadable kernel module — a ~200,000-line GPL driver.

🧠 Embedded ARM Compute

BlueField-2 pairs the ConnectX-6 Dx with 8× ARM Cortex-A72 cores. This mirrors automotive: high-performance NIC + safety-certified RTOS.

The Transformation

Linux mlx5

~200K lines, GPL

Data center

→

Clean-Room

~5,800 lines

Apache-2.0

→

Zephyr RTOS

Automotive-grade

ISO 26262

The Conversion Journey

Why Clean-Room? (Not a Port)

❌ Porting from Linux

GPL license contamination
Inherits non-MISRA patterns
Dynamic allocation everywhere
Complex kernel API dependencies
Impossible to certify ISO 26262

✅ Clean-Room Rewrite

Apache-2.0 — automotive-friendly
MISRA C:2023 from line 1
100% static allocation, DMA-safe
Zephyr-native APIs only
Designed for ISO 26262

Key Design Decisions

📐 Static Everything

All buffers and queues statically allocated. Zero malloc/free. Sizes via Kconfig.

🔢 No Bitfields

Hardware accessed via byte-level big-endian helpers. No compiler padding issues.

🎯 Single Return

Every function has one return point using goto cleanup pattern.

Driver Architecture

Module Dependency Graph

cx6_eth

Zephyr net_if

←

cx6_interrupt

MSI-X / k_work

←

cx6_queue

SQ/RQ/CQ/EQ

←

cx6_device

FW commands

←

cx6_pcie

BAR/MSI-X

Device State Machine

RESET→ PCIE_READY→ FW_READY→ CMDIF_READY→ HCA_ENABLED→ PAGES_GIVEN→ HCA_INITED→ RUNNING

TX / RX / Interrupt Paths

TX: net_pkt → cx6_eth_send() → linearise → cx6_sq_post_tx() → SQ doorbell → HW DMA
RX: HW DMA → CQE → cx6_cq_poll_rx() → net_pkt_rx_alloc() → net_recv_data()
IRQ: MSI-X → cx6_isr() → k_work_submit() → drain EQ/CQ → rearm doorbells

MISRA C:2023 — Built In

No Dynamic Allocation

static cx6_cmd_slot_t cmd_slot_buf
    __attribute__((aligned(4096)));
static uint8_t fw_page_pool
    [FW_PAGES_MAX][4096]
    __attribute__((aligned(4096)));

No Bitfields for HW

static inline void cx6_put_be32(
    uint8_t *buf, uint32_t val) {
  buf[0] = (uint8_t)(val >> 24U);
  buf[1] = (uint8_t)(val >> 16U);
  buf[2] = (uint8_t)(val >>  8U);
  buf[3] = (uint8_t)(val);
}

Fixed-Width Types Only

int32_t cx6_pcie_init(
    struct cx6_dev *dev) {
  int32_t  ret     = 0;
  uint32_t pcie_id = 0U;
  /* No bare int, unsigned */
}

Single Return Point

int32_t func(args) {
  int32_t ret = 0;
  if (dev == NULL) {
    ret = -EINVAL;
    goto out;
  }
  /* ... */
out:
  return ret;
}

File Manifest

Category	File	Purpose
Build	`CMakeLists.txt`	Zephyr app build
Build	`Kconfig`	Top-level Kconfig
Build	`prj.conf`	Base configuration
Driver	`cx6_regs.h`	Register offsets & bitmasks
Driver	`cx6_cmd_if.h`	Command opcodes & BE helpers
Driver	`cx6_desc.h`	WQE/CQE/EQE formats
Driver	`cx6_priv.h`	Device struct & state machine
Driver	`cx6_pcie.c/h`	PCIe discovery, BAR, MSI-X
Driver	`cx6_device.c/h`	FW commands, HCA lifecycle
Driver	`cx6_queue.c/h`	DMA rings, WQE construction
Driver	`cx6_interrupt.c/h`	ISR + k_work bottom-half
Driver	`cx6_eth.c/h`	Zephyr Ethernet API
Test	`tests/unit/cx6/`	58 tests + stubs
Docs	`docs/architecture.md`	Full architecture doc

Done vs. Remaining

55% Complete

✅ Completed

All 5 driver modules (~5,800 LOC)
Zephyr build (137/137 steps)
58 unit tests passing
MISRA C:2023 patterns built-in
15+ FW command opcodes
TX/RX with static buffers
DeviceTree binding + Kconfig

❌ Not Yet Done

Hardware validation on real NIC
DMA / IOMMU integration
Multi-queue / RSS
Hardware offloads (TSO/LRO)
SR-IOV / VF support
Power management
ISO 26262 certification

🚧 What's Stopping Us?

1. NVIDIA PRM (NDA)

The ConnectX-6 Dx Programmer's Reference Manual is not publicly available. Exact command layouts, steering tables, and silicon errata require NDA access.

2. Hardware Platform

Requires a Zephyr-supported board with PCIe host capability and IOMMU/SMMU. Zephyr's PCIe host support is currently limited.

3. Certification Path

ISO 26262 needs formal safety concepts, HSI specs from NVIDIA, dependent failure analysis, and tool qualification.

How to Build & Test

🔨 Zephyr Build

export ZEPHYR_BASE=~/zephyrproject/zephyr
west build -b native_sim . \
  -- -DCONFIG_ETH_CX6_DX=y

🧪 Unit Tests (no Zephyr)

cd tests/unit/cx6
make
./cx6_unit_tests
make coverage

Project Statistics

~5,800

Lines of MISRA-Compliant C

Source & Header Files

Unit Tests Passing

137/137

Zephyr Build Steps

Driver Modules

15+

FW Command Opcodes

Languages

C11 — MISRA C:2023 target
Kconfig — Zephyr configuration
CMake 3.20+ — Build system
YAML — DeviceTree bindings

License

Apache-2.0

No GPL contamination — clean-room implementation using only public hardware knowledge.

BlueField-2 / ConnectX-6 Dx Automotive Conversion POC — March 2026